So, i found this diagram online...
It says 5.3 GB/sec reading/controller (there seems to be 4 of them).
Is it dual channel DDR2 400 - 6.4 GB/sec and only 5.3 GB/sec is reserved for reading?
x86 secrets talks about an XMB and an IMC. What are they?
is the XBM a memory controller? If it is, Intel's chipset is starting to look more and more like the hurricane. It would be intersting to see them modify it for FBDIMM.
It says 5.3 GB/sec reading/controller (there seems to be 4 of them).
Is it dual channel DDR2 400 - 6.4 GB/sec and only 5.3 GB/sec is reserved for reading?
x86 secrets talks about an XMB and an IMC. What are they?
is the XBM a memory controller? If it is, Intel's chipset is starting to look more and more like the hurricane. It would be intersting to see them modify it for FBDIMM.