rome

More here: https://www.tomshardware.com/news/amd-64-core-epyc-cpu-die-design-architecture-ryzen-3000 "What you see above is a clean die-shot of AMD’s 64-Core Rome CPU. This might look familiar, as it’s a shot of the same chip we had pictured in our previous coverage. Except, there is one...

https://www.overclock3d.net/news/cpu_mainboard/amd_64-core_epyc_clock_speeds_leaked_-_the_power_of_rome/1

https://www.tomshardware.com/news/amd-epyc-rome-32-core-cpu-specs,39373.html Info obtained from qualification sample spotted in SiSoft database. This is a qualification sample, not an engineering sample. So clocks are either final or 100MHz away from clocks of commercial chips.

AMD has released a new live demo of its prototype 2nd generation AMD EPYC "Rome" 64 core 7nm CPU vs 2x Intel Xeon Platinum 8180M CPUs where the workload is C-Ray. C-Ray is a floating point intensive benchmark that renders images. The systems in the demo rendered a total of 3 images; a 1080p...

Patrick Moorhead has written a comprehensive overview of the upcoming AMD product lineup that was on display at CES 2019. He was surprised that AMD could create such a powerful GPU as the Radeon VII with 7 nm technology. The 29% uplift in gaming performance and 36% boost to productivity...

https://www.techpowerup.com/249952/amd-doubles-l3-cache-per-ccx-with-zen-2-rome Sisoft leak of an ES shows 16mb x 16 per socket for a 2P system, which should mean that it's 2x 16mb cache per chiplet, meaning 4 core CCX is still sadly likely. Or perhaps it counts the IO chip mirroring cache...

A spy photo of what might be the first high performance computing (HPC) AMD EPYC Rome motherboard has surfaced. This Gigabyte motherboard is designed for the upcoming 7nm Zen 2 AMD EPYC Rome 64-core processors. It sports PCIe Gen 4 connections in a x16, x16, x8, x16, x16 configuration and PCIe...

Charlie Demerjian of SemiAccurate has written an in-depth analysis of the 7nm 64-core 9-die AMD EPYC "Rome" server processor. He hypothesizes over the real world performance potential for the processor versus benchmarks by analyzing the chip's design features. He explains why the 14nm IOX chip...

AMD presented their new "Rome" EPYC processors at the New Horizon event earlier this week, and they made some bold claims about the CPU's architecture and performance. The raw live stream has a lot of filler, but AdoredTV posted a great summary and analysis of the new architecture. Check out...

AMD unveiled their "Rome" architecture at an event yesterday, and it was a whopper. The new CPU has a central I/O die and 8 "chiplets" surrounding it. For those that missed the live stream, you can watch AMD CEO Lisa Su hold up the delidded EPYC CPU here.

AdoredTV says that his sources are signaling to him that AMD has switched to a 9 chiplets design for the "Rome" 7nm server CPU. 64 cores, 128 threads, 256MB of L3 cache, 128 PCIe 4 lanes, 70% - 80% more performance and much more information has surfaced about the upcoming product launch in the...

AdoredTV released this informational piece on what exactly is going on with new Zen cores.