Search results

' One leak detailed a HPC aimed APU that features 16 Zen cores with 32 MB of L3 cache attached to a very large GPU.' the devillss 32 mb!!! remember the palit tnt2 days??. has any gpu eber had a 32 mb buffer...what if...Lol...when i could..16...whatever... AMD Zen Diagram Leaked and...

So now you know .... here

Could this have been intended to be in the multiprocessing forums? anyways It's about.... 1x 248(1 core) vs 1x 866 (2 cores) Dual-CPU 248 ( 2 cores) vs 1x 866 (2 cores) and of coure Dual-CPU 248 (2 cores ) vs 2x 866= Dual dual-cores :) (4 cores) which you can find Here and...

Not all streaming apps are faster on the intel platform...when streaming becomes too dependant on the I/O to the extend that it is to saturate on the bus(p4 runs out of bandwidth)..that is when the k8 really shines. See example ( Troublemaker Studios (Sin City) ) from above. The xeon(Netburst...

Exactly. it's the system request interface that does that. That way the cores can communicate with each other without doing Memory lookup. ;)

NO. that's not true. AMD's dual-core implementation is not a hack. Thing is.... the way AMD has done it makes it possible for both caches in the core to communicate through the system request interface with CPU speed. Unlike INTEL's implementation the cpu's need to go back to memory to fetch*...

Intel did put together some relatively decent demos showcasing the benefits of dual core, the first was a video rendering test. Two systems rendered a single frame, one system was a Pentium 4 3.73EE, the other was a Pentium 4 3.2EE Dual Core. In this particular test, the dual core CPU rendered...

Source : http://www.hwupgrade.it/articoli/1193/index.html For gamers and dual core ( Thinking unreal 3 + here ): GDC 2005 No comment. Pirox - no BW leeching please. Leave them as inline links. TechHead

Large Scale SMP for Opteron In Thread Not surprising as we are @ 90nm/

[Begin rant] Ok...some facts need to be straightend out here. The P-M has a very weak FPU at it's current state due to it's thermal design. This makes it very weak against the p4 at it's current state in "multi-media" apps. if the P-M should come to the desktop then* it's TDP will rise to the...

The article has been updated*

The article has been updated*

You fail to take into acount that when AMD goes Dual-core it will only mean adding a MB of L2 cache and of course another core not adding whole die..on like prescott.

ehm..maybe hehehe :p , but then again maybe not...

By the time this post is read...DELL would have pulled both links down** I say... test them again.

Yup : Intel ->no more clock speed on next generation! here @ meron

PCI-E will not overtake AGP overnght.... even ATI R420 will be AGP and R423 will be PCI-E so there. This also means it will be mainstream in 2005, but expect to see pci-e board from AMD this fall.

AMD's Kevin McGrath

An Ati 9700 non pro was used... see here.

It's to allow use of higher mem speed grades..at least that's what i read so it may be possible to use ddr533(ddr1).

Some more juice.. here

No flaming plz.... Look on air : it's probably the 32 - stage thing/// But what's it doing with all that frequency? http://www.vr-zone.com/reviews/Intel/P43200E/CPUID-4200.PNG EDIT CIWS - Pics need to be hosted on your server, not linked to someone else's.

I remember posting something about this earlier so like i said somewhere isn't easy and yes that friend of yours is right except with some exceptions.. You have a Memory Bus, a Hypertransport Bus and a FSB in an A64 system. Memory Bus runs ate configured mem speed. Hypertransport Bus @...

Power consumption increase with HT mode ON/OFF. You might need a translator @ http://babelfish.altavista.com "Chinese to English" for this one. Some comments on that thread may sound BSD. But try to ignore that its the thermal diode i'm pointing out here. *Quotes from the article *...

I think this is the new AMD. :)