![[H]ard|Forum](/styles/hardforum/xenforo/logo_dark.png){kind=logo}
- Joined
- Dec 19, 2005
- Messages
- 18,872
Anyone else excited? This seems pretty big
“With DDR5, the SDRAM prefetch buffer data size is being doubled to 16 data words per memory access, making for a 16n prefetching throughput. Another improvement is that the highest possible density for DDR5 chips is, now being up to 64 Gb per chip. Additionally, DDR5 is supposed to bring the power needed for chip operation down to 1.1 volts, which is around 8% lower than what DDR4 achieved. There are also features like MIR (Mirror Pin) which provides better DIMM signaling, and more options for PRECHARGE and REFRESH commands that can now operate on a per bank basis, so specific banks can be refreshed in bank group. It is also worth pointing out that DDR5 chips are manufactured using 1znm memory manufacturing process.”
https://www.techpowerup.com/262691/micron-start-sampling-ddr5-rdimms
“With DDR5, the SDRAM prefetch buffer data size is being doubled to 16 data words per memory access, making for a 16n prefetching throughput. Another improvement is that the highest possible density for DDR5 chips is, now being up to 64 Gb per chip. Additionally, DDR5 is supposed to bring the power needed for chip operation down to 1.1 volts, which is around 8% lower than what DDR4 achieved. There are also features like MIR (Mirror Pin) which provides better DIMM signaling, and more options for PRECHARGE and REFRESH commands that can now operate on a per bank basis, so specific banks can be refreshed in bank group. It is also worth pointing out that DDR5 chips are manufactured using 1znm memory manufacturing process.”
https://www.techpowerup.com/262691/micron-start-sampling-ddr5-rdimms
