Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
chrisf6969 said:maybe with a laser capable of microscopic precision. (like they use to disable it in the first place)
I think people have been asking this same question since the Pentium 3 coppermine / Celeron coppermine. Or about changing the LOCKED multipliers since even earlier.
I believe Intel does all of its "locking" of things like cache, multiplier, or other technologies (like HT) with a LASER! So they severe a few bridges on the chip itself and bam its turned from a possible X6800 with 4Mb of cache & unlocked multipliers to a 6300 with locked 7x & only 2Mb cache. etc.
More democratic pricing of quad-core chips is expected in the second half of 2007, when Intel releases its second-generation quad-core microprocessors made using 45nm process technology and support SSE4 instructions. The microprocessor code-named Yorkfield will feature single-die design as well as unified level-two (L2) cache, which should boost its efficiency when compared to Intels first-generation quad-core offerings that have two-dice design and have to cooperate using processor system bus (PSB).
they dont call this place [H] for nothing!!Arcygenical said:Hehe, arn't the dies attached to the chips backside up? Like, the insulating substrate is facing up.
Like, wouldn't you have to desolder it, flip it around, THEN lazer it.
MrWizard6600 said:no the density of the memory of the cache on the E6300 and E6400, is less then on the E6600 and up. so there just isnt physically the extra memory there.
take this as a grain of salt, i think i just got it from the inq.