• Some users have recently had their accounts hijacked. It seems that the now defunct EVGA forums might have compromised your password there and seems many are using the same PW here. We would suggest you UPDATE YOUR PASSWORD and TURN ON 2FA for your account here to further secure it. None of the compromised accounts had 2FA turned on.
    Once you have enabled 2FA, your account will be updated soon to show a badge, letting other members know that you use 2FA to protect your account. This should be beneficial for everyone that uses FSFT.

AnandTech on future Intel cpu's

$BangforThe$

[H]ard|Gawd
Joined
Nov 5, 2005
Messages
1,672
Its an interesting Article . But everything I have read puts High K and 3D transistors on the same die. Also no mention of IMC . I really find that wierd. A lot of guessing here. I think Kris should have researched a bit more but it is an interesting article.

http://www.dailytech.com/article.aspx?newsid=2649


This is from Intel read what it says about High K gates and 3D transistors.

http://www.intel.com/technology/silicon/nanotechnology.htm


This is a must read . It explains pretty much why Intel is going this direction.

http://www.intel.com/technology/silicon/tri-gate-demonstrated.htm
 
$BangforThe$ said:
Its an interesting Article . But everything I have read puts High K and 3D transistors on the same die. Also no mention of IMC . I really find that wierd. A lot of guessing here. I think Kris should have researched a bit more but it is an interesting article.

http://www.dailytech.com/article.aspx?newsid=2649


This is from Intel read what it says about High K gates and 3D transistors.

http://www.intel.com/technology/silicon/nanotechnology.htm
Nehalem is still too far way to say with any certainty what kinda feature set it will have. Were hoping IMC will be on this processor of course with CSI.

Regarding High-K di-electric materials as well as tri-gate transistors, I thought those were aiming for the 45nm node, though I guess I could be wrong, as we are talking about something that is still about as far out as K8L is right now.
 
coldpower27 said:
Nehalem is still too far way to say with any certainty what kinda feature set it will have. Were hoping IMC will be on this processor of course with CSI.

Regarding High-K di-electric materials as well as tri-gate transistors, I thought those were aiming for the 45nm node, though I guess I could be wrong, as we are talking about something that is still about as far out as K8L is right now.

Yes there were plans for tri gate on the 45nm process but it was moved to the 32nm process.
 
I am stupid, but where is the link to Anand?
thanks for the info, nonetheless :)

Very nice to see intel move to a "unified proc" design. It's a fincialls smart choice, reducing the 'waste' dice.
 
My mistake its daily tech and its the top link . Kris authored the article and he did work for anand
 
This problem right here is what I believe AMD is having a problem with at 65nm. Maybe not, But at 45nm it will be an issue. My personel belief is that it is a problem right now @ 65nm with SOI

Figure 1. In planar devices, the gate sits on top of a thin insulating layer, which sits on top of a “bulk” or thick SOI (silicon on insulator) layer. Leakage paths, indicated by the semi-circular arrows, cause unwanted power consumption. This problem becomes worse as devices get smaller

This is from the third link I posted.
 
what makes you think amd is having issues with 65nm? if you are basing that claim off of the fact that amd doesnt have a 65nm chip out yet then thats a pretty big opinion to shot off as fact. and its even harder to state how well amd will or will not pull of 45nm when they havent even given us a 65nm chip yet.
 
DemonDiablo said:
what makes you think amd is having issues with 65nm? if you are basing that claim off of the fact that amd doesnt have a 65nm chip out yet then thats a pretty big opinion to shot off as fact. and its even harder to state how well amd will or will not pull of 45nm when they havent even given us a 65nm chip yet.

Well we will just wait and see how AMD performs on 65nm process if the slides are right that I linked to AMD cpu's with SOI should be hotter than they were on the 90nm process . Time will show us .
 
Mav451 said:
You gotta be kidding. Anand has been gradually shifting from AMD f_nboy to Intel f_nboy in the past 3-4 months. He just goes with the flow I guess.

Strange how if a site reports the facts as accurately as is possiable that some how they are switching from being a fan-boy of 1 company to another.

How many here have said they aren't a fan-boy of any 1company and they go with who is the best at the time of an upgrade.

The fact that AT reported that AMD 64 was better than P4 doesn't make them bias.

Now that AT is reporting that Conroe is better than AMD64 X-2 models only proves that they are non-bias.

Now if you want to see a gaggle( I would referr to them as Canadian Honkers But most hate ATI ) of AMD fan-boys go to the AT forums . They are the definition of bias.

Those same AT fan-boys said that Tom's before it was sold was Intel Biased. Now those same people are saying AT is bias and Tom's isn't. Very strange. I personnaly see Toms as being AMD bias.
 
$BangforThe$ said:
Strange how if a site reports the facts as accurately as is possiable that some how they are switching from being a fan-boy of 1 company to another.

How many here have said they aren't a fan-boy of any 1company and they go with who is the best at the time of an upgrade.

The fact that AT reported that AMD 64 was better than P4 doesn't make them bias.

Now that AT is reporting that Conroe is better than AMD64 X-2 models only proves that they are non-bias.

Now if you want to see a gagle of AMD fan-boys go to the AT forums . They are the definition of bias.

Those same AT fan-boys said that Tom's before it was sold was Intel Biased. Now those same people are saying AT is bias and Tom's isn't. Very strange. I personnaly see Toms as being AMD bias.

ATech has said many times over "Intel has nothing to combat A64 in the near future." Donnie and I (among others, I'm sure) are well aware of Anandtech's bias, I'm suprised you aren't...no offense, of course $Bang$!
 
I didn't like the way they presented Intel , But when you reflect what they reported than and what they are now reporting it makes one think. They still blow up the opties on servers that is kinda bothersome . When you consider that most servers sold are DP and the biggest revenue for server parts. It gets frustrating. But I see their point up to a point.
 
$BangforThe$ said:
This problem right here is what I believe AMD is having a problem with at 65nm. Maybe not, But at 45nm it will be an issue. My personel belief is that it is a problem right now @ 65nm with SOI

Figure 1. In planar devices, the gate sits on top of a thin insulating layer, which sits on top of a “bulk” or thick SOI (silicon on insulator) layer. Leakage paths, indicated by the semi-circular arrows, cause unwanted power consumption. This problem becomes worse as devices get smaller

This is from the third link I posted.

This is a non-sequitur. The figure is showing a standard transistor, one that Intel has in any one of its chips right now. It shows you how leakage occurs in a standard transistor. What is your point? Do you have any proof that AMD is having severe leakage problems at 65nm with SOI other than the fact that they are not out yet?
 
those layoffs should better happen soon or else there won't be enough Intel money to fund the transition from 45nm to 32nm :D
 
Back
Top