Some users have recently had their accounts hijacked. It seems that the now defunct EVGA forums might have compromised your password there and seems many are using the same PW here. We would suggest you UPDATE YOUR PASSWORD and TURN ON 2FA for your account here to further secure it. None of the compromised accounts had 2FA turned on.
Once you have enabled 2FA, your account will be updated soon to show a badge, letting other members know that you use 2FA to protect your account. This should be beneficial for everyone that uses FSFT.
Im not questioning your electronics experience, but from what im reading you didnt understand my simulation. I assumed, for simplicity, that the vrms are driving a constant power load ( the gpu). So just assume the gpu is runnng a relatively constant workload. I make this simplification...
I thought about it some more. Let me rephrase what I think your argument is. Trying to get good power delivery out of pins that have poor contact is doomed to failure. Common bus, or separated, doesn't matter. However, with separated bus, its easier to monitor each voltage, and immediately...
I don't understand. Redo my simulation with R1 at somewhere between 10mohms and 100mohms. Now the combined bus works comfortably, and the separated bus slowly degrades and fails, just like you feared. How is this better.
Again I dont understand. VRMs typically try to maintain voltage on the...
Ok, so to the suggestion to simply not use a common bus on the GPU to get good load balancing, my response is thus: DO NOT DO THIS. If anyone thinks I modeled anything wrong below, speak up.
Ok, here is the setup. Below is a common bus setup. The 12V on the left is the PSU. The 4 resistors...
Yeah, im still not seeing it. If i have time I'll run a spice simulation at some point. Just need to figure out how to model a constant power load that doesn't care what the voltage input is (VRM).
Notes for me in case I try this: ltspice bi component. I=P_load/V(V_in). good starting...
Has anyone actually run the numbers on this idea. Or run a spice simulation?
Every time i see this idea I have a hard time seeing how this would help. The theory is that each VRM gets its own pin from the connector, and the VRMs would be setup to load balance, meaning each pin would be forced...
Im less confused about why this chip is re-released, and more confused on why techpowerup re-reviewed the same chip again. I guess to have updated benchmark scores?
It is strange that it is always the +12v side. I wonder. Maybe the ground pins aren't as susceptible because there are so many ground pins on the pcie x16 slot itself. A lot of them are really signal grounds, but should carry the current just the same (most modern digital designs tie all...
? Im confused by your question. Do you not see these nice labels that show all the fees? So I think they CURRENTLY they list all the fees, no? Maybe 10 years ago it was a nightmare trying to compare internet between companies, but then this happened and it was awesome. It's not clear to me if...
Im going to assume a bot hasnt hijacked your account. Maybe this is a tricky question this early in the game, but how would this compare to other machine learning solutions from dedicated ml companies like tenstorrent or cerebras.
Typically in a situation like this you dont load balance, you just use larger safety margins. Larger connector, more pins, different materials or mechanical design, etc. Load balancing is extra complexity that is probably not needed.
no, i wouldnt. Anything that actually needs to be encrypted needs to be encrypted end to end. Encrypting some random link in the middle is a waste of energy.