Samsung Plans 3nm Gate-All-Around FETs in 2021

Discussion in '[H]ard|OCP Front Page News' started by Megalith, May 26, 2018.

  1. Megalith

    Megalith 24-bit/48kHz Staff Member

    Messages:
    12,549
    Joined:
    Aug 20, 2006
    According to the company’s latest processor technology roadmap, Samsung aims to mass produce gate-all-around (GAA) transistors (the architectural successor to FinFETS) at the 3nm node in just three years. They will be preceded by 7nm Low Power Plus based on EUV lithography this year, followed by 5nm FinFET production in 2019 and 4nm FinFET production in 2020.

    GAA technology has been under development since the early 2000s by Samsung and other firms. GAA transistors are field-effect transistors (FET) that feature a gate on all four sides of the channel to overcome the physical scaling and performance limitations of FinFETs, including supply voltage.
     
    erexx, KarsusTG and gigaxtreme1 like this.
  2. sfsuphysics

    sfsuphysics I don't get it

    Messages:
    13,147
    Joined:
    Jan 14, 2007
    3nm damn... a few dozen atoms wide. Wonder at what point do small scale quantum effects take over
     
    erexx likes this.
  3. Elf_Boy

    Elf_Boy 2[H]4U

    Messages:
    2,157
    Joined:
    Nov 16, 2007
    When do we have to start building these things one atom at a time?
     
  4. ikevi

    ikevi n00bie

    Messages:
    46
    Joined:
    Apr 7, 2009
    Quantum effects have been around for a long time. Why do you think we even have multi gates?

    And small scale = quantum no real difference ;-)
     
    Last edited: May 26, 2018
  5. Al Capwn

    Al Capwn n00bie

    Messages:
    19
    Joined:
    Nov 27, 2010
    The naming scheme is also a little misleading as I believe after intel's 45nm process, the gate length and M1 half pitch are no longer used to determine node size.

    This page has some nice info on the 10nm process if you're interested.

    https://en.wikichip.org/wiki/10_nm_lithography_process

    Edit: Here's a page that mentions some of the ideas behind the naming logic.

    https://newsroom.intel.com/editorials/lets-clear-up-node-naming-mess/
     
  6. -PK-

    -PK- [H]ard|Gawd

    Messages:
    1,796
    Joined:
    Aug 6, 2004
    If they keep making up these dimensions, they'll have to start using negative digits.
     
  7. N4CR

    N4CR 2[H]4U

    Messages:
    2,798
    Joined:
    Oct 17, 2011
    Up next, 300pm process!
     
  8. lostinseganet

    lostinseganet Gawd

    Messages:
    1,011
    Joined:
    Oct 8, 2008
    Then it will be electrons pushing and pulling at each other.
     
  9. erexx

    erexx Limp Gawd

    Messages:
    477
    Joined:
    Jul 14, 2004
    "Classical physics starts deviating significantly at the molecular level...
    There is no clear boundary between classical and quantum mechanics, it's more of a continuous transition."
    https://www.mcgoodwin.net/pages/relativityprimer.html
     
  10. Luke Wells

    Luke Wells n00bie

    Messages:
    36
    Joined:
    Jan 24, 2018
    Electron tunneling became a significant issue with 45nm designs. They made 45nm possible by doping gates with Hafnium. Each step down from there has involved greater and greater challenges.
     
    Last edited: May 28, 2018