Dear all, as a LVDS interface design engineer, I would like to share some of my thoughts :
1) I confirm the seiki display has 2 limitations : a) input connector/graphic chip (main board) b) TCON (part of chimei panel)
2) LVDS vs V-by-one-HS : LVDS is used for pixel clock of 75Mhz (usually up to...